The Simplified Instructional Computer (SIC )

- SIC comes in two versions
- The standard model
- An XE version - "extra equipments" , "extra expensive"
- These two versions has been designed to be upward compatible
- An object program for the standard SIC will also execute properly on a SIC/XE system


## SIC Machine Architecture

## - Memory

-1 byte $=8$-bit

- 1 word=3 consecutive bytes

- Addressed by the location of their lowest numbered byte
- Total 32,768 (2^15) bytes
- Memory is byte addressable

Registers- Five registers ( 24 bits in length Mnemonic

## Number Special use

SIC does not have any stack.
It uses the linkage register to store the return address.
It is difficult to write the recursive program.
A programmer has to maintain memory for return addresses when we write more than one layer of function call.

| A | 0 | Accumulator - used for arithmetic operations |
| :---: | :---: | :--- |
| X | 1 | Index Register- used for addressing |
| L | 2 | Linkage register- the Jump to Subroutine (JSUB) instruction stores the <br> return address in this register |
| PC | 8 | Program Counter - contains the address of the next instruction to be <br> fetched for execution |
| SW | 9 | Status Word - contains a variety of information, including a Condition Code (CC) |

## SIC Machine Architecture

## - Data Formats

> Integers: stored as 24-bit binary numbers;
2's complement representation is used for negative values Characters: stored as 8-bit ASCII codes
$>$ No floating-point hardware

- Instruction Formats - standard version of SIC

$$
\mathbf{N} \Leftrightarrow \mathbf{2}^{\wedge} \mathbf{n}-\mathbf{N}
$$

$$
\text { Eg : if n = 4, -1 } \Leftrightarrow
$$

$$
2^{\wedge} 4-1=(1111) 2 .
$$

| 8 | 1 | 15 |
| :---: | :---: | :---: |
| opcode | x | address |

The flag bit x is used to indicate indexed-addressing mode

- Addressing Modes
- There are two addressing modes available
- Indicated by the setting of $x$ bit in the instruction

| Mode | Indication | Target address calculation |
| :--- | :--- | :--- |
| Direct | $\mathrm{x}=0$ | $\mathrm{TA}=$ address |
| Indexed | $\mathrm{x}=1$ | $\mathrm{TA}=$ address $+(\mathrm{X})$ |

( ): the contents of a register or a memory location

Find EA corresponding to following instructions. Assume (X)=2500 1) 3A6452 2) 92B800 3) 777777

$E A=15$ bit address $+(X)=3800+2500=5 D 00$

Find EA corresponding to following instructions. Assume (X)= 2500 1) 3A6452 2) 92B800 3) 777777


EA=15 bit address $+(X)=6452+7777=$ DBC9


## Load and Store Instructions

| MNEMONIC | OPERAND | OPCODE | EXPLANATION |
| :---: | :---: | :---: | :---: |
| LDA | M | 00 | $\mathbf{A}=\mathbf{M}$ |
| LDCH | M | 50 | A[RMB] $=[$ RMB $]$ |
| LDL | M | 08 | $\mathbf{L}=\mathbf{M}$ |
| LDX | M | 04 | $\mathbf{X}=\mathbf{M}$ |
| STA | $M$ | $0 C$ | $\mathbf{M}=\mathbf{A}$ |
| STCH | $M$ | 54 | $\mathbf{M}[\mathbf{R M B}]=\mathbf{A}[\mathbf{R M B}]$ |
| STL | $M$ | 14 | $\mathbf{M}=\mathbf{L}$ |
| STSW | $M$ | E8 | $\mathbf{M}=\mathbf{S W}$ |
| STX | $M$ | 10 | $\mathbf{M}=\mathbf{X}$ |

## Notations used

A - Accumulator M - Memory CC - Condition Code
PC - Program Counter RMB - Right Most Byte L - Linkage Register


## Compare Instruction

| COMP | M | 28 | compares A and M | Looping (TIX) |
| :---: | :---: | :---: | :---: | :---: |
| TIX | M | 2C | $X=X+1 ;$ <br> compare X with M | - (X)=(X)+1 <br> - compare with operand |

Notations used
A - Accumulator M - Memory CC - Condition Code
Pr - Prongram Counter RMR - Right Mnct Ryte I - I inkage Regictor

## Jump Instructions

| MNEMONIC | OPERAND | OPCODE | EXPLANATION |
| :---: | :---: | :---: | :---: |
| J | M | 3 C | $\mathrm{PC}=\mathrm{M}$ |
| JEQ | M | 30 | if CC set to $=, \mathrm{PC}=\mathrm{M}$ |
| JGT | M | 34 | if CC set to $>, \mathrm{PC}=\mathrm{M}$ |
| JLT | M | 38 | if CC set to $<, \mathrm{PC}=\mathrm{M}$ |

Subroutine handling Instructions

| JSUB | $M$ | 48 | $L=P C ; P C=M$ |
| :---: | :---: | :---: | :---: |
| RSUB |  | $4 C$ | $P C=L$ |

Notations used
A - Accumulator M - Memory CC - Condition Code
PC - Program Counter RMB - Right Most Byte L - Linkage Register

## I/O instructions

| MNEMONIC | OPERAND | OPCODE | EXPLANATION |
| :---: | :---: | :---: | :---: |
| TD | M | EO | test device specified by M |
| WD | M | DC | device specified by M[RMB] = $¢$ [RMB] |
| RD | M | D8 | A[RMB] = data specified by M[RMB] |

I/O operation is performed by transferring 1 byte at a time from or to rightmost 8 bits of accumulator.
Each device has 8 bit unique code (Device Address)
There are 3 I/O instructions:
Test Device (TD) tests whether device is ready or not. Condition code in Status Word Register is used for this purpose. If $\mathbf{C C}$ is < then device is ready otherwise device is busy. Read data(RD) reads a byte from device and stores in register A. Write data(WD) writes a byte from register $A$ to the device.

## Notations used

A - Accumulator M
PC

- Program Counter


## Assembler Directives

## Pseudo-Instructions

Not translated into machine instructions
Providing information to the assembler
START Specify name and starting address for the program.
END Indicate the end of the source program and (optionally) specify the first executable instruction in the program.
BYTE Generate character or hexadecimal constant, occupying as many bytes as needed to represent the constant.
WORD Generate one-word integer constant.
RESB Reserve the indicated number of bytes for a data area.
RESW Reserve the indicated number of words for a data area.

## Syntax

Label START value Label BYTE value Label WORD value Label RESB value Label RESW value

Label: name of operand value: integer, character

Eg. EOF BYTE C'EOF' B1 BYTE X'4156'
FIVE WORD 5
DATA1 RESW 4
DATA2 RESB 5

|  | ADDRESS | MEMORY |  |
| :---: | :---: | :---: | :---: |
|  | 0000 | --- |  |
|  | 0001 | --- |  |
|  | : | : | $\begin{gathered} 1 \text { BYTE } \\ \text { FOR } \\ \text { EACH } \\ \text { CHARACT } \\ \text { ER } \end{gathered}$ |
| EOF | 2A56 | E |  |
|  | 2A57 | 0 |  |
|  | 2A58 | F |  |
|  | : | : | $\begin{gathered} 3 \\ \text { BYTES } \end{gathered}$ |
| FIVE | 3000 | 05 |  |
|  | 3001 | 00 |  |
|  | 3002 | 00 |  |
|  | : | : |  |
| DATA1 | 3100 | --- | $\begin{gathered} 3 \times 4= \\ 12 \\ \text { BYTES } \end{gathered}$ |
|  | : | --- |  |
|  | 310B | --- |  |
| DATA1 | 310C | --- | 5 BYTES |
|  | : | --- |  |
|  | 3110 | --- |  |

Assume that to memory location named FIVE and CHARX contains data 5 and ' $Z$ ' respectively. Write sequence of statement to transfer content of location FIVE and CHARZ to location ALPHA and C1 respectively

START 1000

| 1000 | LDA | FIVE | load 5 into A |
| :--- | :--- | :--- | :--- |
| 1003 | STA | ALPHA | store in ALPHA |
| 1006 | LDCH | CHARZ | load 'Z' into A |
| 1009 | STCH | C1 | store in C1 |
| $100 C$ | RSUB |  |  |


|  | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- |
| ALPHA | 100 | RESW | 1 |
| FIVE | 1012 | WORD | 5 |
| CHARZ | 1015 | BYTE | $C^{\prime} Z^{\prime}$ |
| C1 | 1016 | RESB | 1 |
|  | 1017 | END |  |

reserve one word space one word holding 5 one-byte constant
one-byte variable

Arithmetic operations: BETA = ALPH +INCR-1
PG1 START

| 0000 | LDA | ALPH |
| :---: | :---: | :---: |
| 0003 | ADD | INCR |
| 0006 | SUB | ONE |
| 0009 | STA | BETA |
| 0000 | RSUB |  |
| 000F | ONE WORD | 1 one-word constant |
| 0012 | ALPH RESW | 1 one-word variables |
| 0015 | BETA RESW | 1 |
| 0018 | INCR RESW | 1 |
| 0018 | END |  |

## To copy a 11 byte string from one location to another

## LDX ZERO Initializes $X$ to zero.

MOVECH LDCH STR1,X $X$ specifies indexing. STCH STR2,X TIX ELEVEN Increments $X$ and compares with 11. JLT MOVECH RSUB

STR1 BYTE C'TEST STRING' String constant. STR2 RESB 11

ELEVEN WORD 11
ZERO WORD 0

- SUBROUTINE TO READ 100-BYTE RCORD

|  | START | 1000 |  |
| :--- | :--- | :--- | :--- |
| READ | LDX | ZERO | INITAILIZE INDEX REGISTER TO 0 |
| RLOOP | TD | INDEV | TEST INPUT DEVICE |
|  | JEQ | RLOOP | LOOP IF DEVICE IS BUSY |
|  | RD | INDEV | READ ONE BYTE INTO REGISTER A |
|  | STCH | RECORD,X | STORE DATA BYTE INTO RECORD |
|  | TIX | K100 | ADD 1 TO INDEX AND COMPARE TO 100 |
|  | JLT | RLOOP | LOOP IF INDEX IS LESS THAN 100 |
|  | RSUB |  | EXIT FROM SUBROUTINE |
| ZERO | WORD | 0 |  |
| K100 | WORD | 100 | INPUT DEVICE NUMBER |
| INDEV | BYTE | $X^{\prime} F 1^{\prime}$ | 100-BYTE BUFFER FOR INPUT RECORD |
| RECORD | RESB | 100 | ONE-WORD CONSTANTS |
|  | END |  |  |



## SIC/XE

## Memory

- Almost the same as that previously described for SIC
- However, 1 MB ( $2^{20}$ bytes) maximum memory available


## Registers

- More registers are provided by SIC/XE

| Mnemonic | Number | Special use |
| :---: | :---: | :--- |
| B | 3 | Base register |
| S | 4 | General working register |
| T | 5 | General working register |
| F | 6 | Floating-point accumulator (48 <br> bits) |

Registers common to SIC and
SIC/XE SIC/XE

| A | 0 |
| :---: | :---: |
| X | 1 |
| L | 2 |
| PC | 8 |
| SW | 9 |
|  |  |

## Data Formats

The same data format as the standard version However, provide an addition 48-bit floating-point data type

- fraction: between 0 and 1
- exponent: Value between 0 to2047
- sign: 0=positive, $1=$ negative

| 1 | 11 | 36 |
| :---: | :---: | :---: |
| s | exponent | fraction |
| Value $=\mathbf{( - 1 )} \mathbf{S} \mathbf{0 . f} * \mathbf{2}^{(\mathbf{e x p}-\mathbf{1 0 2 4})}$ |  |  |

## - Instruction formats

- Since the memory used by SIC/XE may be 2^20 bytes, the instruction format of SIC is not enough.


## Solutions

| 8 | 115 |  |
| :--- | :--- | :--- |
| opcode | $\times 1$ | address |

- Use relative addressing
- Extend the address field to 20 bits


## SIC/XE instruction formats

|  | 8 |
| :---: | :---: |
| Format 1 (1 byte) | op |


|  | 8 | 4 | 4 |
| :---: | :---: | :---: | :---: |
| Format 2 (2 bytes) | op | r1 | r2 |


|  | 6 | 1 1 1 1 1 1 |  |  |  |  | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Format 3 (3 bytes) | op | n | i | x ${ }^{\text {b }}$ | p | e | disp |


|  | 6 | 111111 |  |  |  | 20 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Format } 4 \text { (4 bytes) } \\ e=1 \end{gathered}$ | op | n i |  | p | e | address |

## Addressing Modes

Base relative addressing - format 3 only
ㅁ $\mathrm{n}=1, \mathrm{i}=1, \boldsymbol{b}=\mathbf{1}, \boldsymbol{p}=\mathbf{0}$
Program-counter relative addressing - format 3 only
ㅁ $\mathrm{n}=1, \mathrm{i}=1, \boldsymbol{b}=\mathbf{0}, \boldsymbol{p}=\mathbf{1}$
Direct addressing - format 3 and 4

- $\mathrm{n}=1, \mathrm{i}=1, \boldsymbol{b}=\mathbf{0}, \boldsymbol{p}=\mathbf{0}$

Indexed addressing - format 3 and 4

- $\mathrm{n}=1, \mathrm{i}=1, \boldsymbol{x}=\boldsymbol{1}$ or $\mathrm{n}=0, \mathrm{i}=0, \boldsymbol{x}=\boldsymbol{1}$

Immediate addressing - format 3 and 4

- $\quad \mathbf{n}=\mathbf{0}, \mathbf{i}=\mathbf{1}, \mathrm{x}=0 / /$ cannot combine with indexed

Indirect addressing - format 3 and 4

- $\mathbf{n}=\mathbf{1}, \mathbf{i}=\mathbf{0}, \mathrm{x}=0 / /$ cannot combine with indexed

Simple addressing - format 3 and 4
ㅁ $\mathbf{n}=\mathbf{0}, \mathbf{i}=\mathbf{0}$ or $\mathrm{n}=\mathbf{1}, \mathrm{i}=1$

## Addressing Modes: Address Computation

## - Base Relative Addressing

| n i x b p e |
| :---: |
| $\mathrm{n}=1, \mathrm{i}=1, \boldsymbol{b}=1, \boldsymbol{p}=\mathbf{0}, \mathrm{TA}=(\mathbf{B})+\operatorname{disp} \quad(0 \leq \operatorname{disp} \leq 4095)$ |
| opcode |

- Program-Counter Relative Addressing
n i x b p e

| opcode | 1 | 1 |  | 0 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| disp |  |  |  |  |  |  |

$$
\mathrm{n}=1, \mathrm{i}=1, \boldsymbol{b}=0, p=1, \mathrm{TA}=(\mathrm{PC})+\operatorname{disp} \quad(-2048 \leq \operatorname{disp} \leq 2047)
$$

## Addressing Modes: Address Computation

## ㅁ Direct Addressing

- The target address is taken directly from the disp or address field


Format $3(\mathrm{e}=0): \mathrm{n}=1, \mathrm{i}=1, \boldsymbol{b}=\mathbf{0}, \boldsymbol{p}=0, \mathrm{TA}=\mathrm{disp} \quad(0 \leq \operatorname{disp} \leq 4095)$
Format 4 (e=1): $\mathrm{n}=1, \mathrm{i}=1, \boldsymbol{b}=\mathbf{0}, \boldsymbol{p}=\mathbf{0}, \mathrm{TA}=$ address
ㅁ Indexed Addressing

- The term ( X ) is added into the target address calculation

| opcode | 1 | 1 | 1 |  |  |  | disp/address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{n}=1, \mathrm{i}=1, \mathrm{x}=1$ |  |  |  |  |  |  |  |

Ex. Direct Indexed Addressing
Format 3, TA=(X)+disp
Format 4, TA=(X)+address

## Addressing Modes: Address Computation

## - Immediate Addressing - no memory access

n i x b p e

| opcode | 0 | 1 | 0 |  |  | disp/address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$n=0, i=1, x=0$, operand $=$ disp $\quad / /$ format 3
$n=0, i=1, \mathrm{x}=0$, operand=address //format 4

- Indirect Addressing


| opcode | 1 | 0 | 0 |  |  |  | disp/address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$n=1, i=0, \mathrm{x}=0, \mathrm{TA}=(\mathrm{disp})$, operand $=(\mathrm{TA})=((\mathrm{disp}))$
$n=1, i=0, \mathrm{x}=0, \mathrm{TA}=($ address $)$, operand $=(\mathrm{TA})=(($ address $))$

## Addressing Modes: Address Computation

- Simple Addressing Mode

| Case 1 | opcode | 1 | 1 |  |  | disp/address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Format 3: $\boldsymbol{i}=1, \boldsymbol{n}=1, \mathrm{TA}=\operatorname{disp}$, operand $=(\operatorname{disp})$
Format 4: $\boldsymbol{i = 1 , n = 1 , \mathrm { TA } = \text { address, } \text { operand } = ( \text { address } ) ~}$

$$
\mathrm{n} \mathrm{i} \times \mathrm{b} p \mathrm{e}
$$

Case 2

| opcode | 0 | 0 |  |  | disp |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

- Equal with a special hardware feature to provide the upward compatibility
- If bits $n=i=0$,
- Neither immediate nor indirect
- A special case of Simple Addressing
- Bits $b, p$, e are considered to be part of the address field of the instruction
- Make Instruction Format 3 identical to the format used in SIC
- Thus, provide the desired compatibility

Find EA corresponding to following instructions. Assume (X)=2500 1) 17202D 2) 92B800 3) 777777


$$
\begin{gathered}
\text { Assume }(\mathrm{PC})=3 \\
\text { OPCODE=00010100 }=14 \\
\text { Format }=3 \\
\mathrm{n} \mathbf{i}=1 \mathbf{1}(\mathrm{D} \mid \text { RECT ADDRESS } \\
\mathrm{P}=1 \\
\mathrm{EA}=(\mathrm{PC})+\mathrm{Displacement} \\
=003+02 \mathrm{D}=0.030
\end{gathered}
$$

