The Simplified Instructional Computer (SIC)

- SIC comes in two versions
 - The standard model
 - An XE version "extra equipments", "extra expensive"
- These two versions has been designed to be upward compatible
- An object program for the standard SIC will also execute properly on a SIC/XE system

SIC Machine Architecture

Memory A word (3 bytes) . . . -1 byte = 8-bit $32768 = 2^{15}$ bytes 1 word=3 consecutive bytes Addressed by the location of their lowest numbered byte SIC does not have any stack. Total 32,768 (2^15) bytes It uses the linkage register to store the Memory is byte addressable return address. It is difficult to write the recursive program. **Registers-** Five registers (24 bits in length A programmer has to maintain memory for return addresses when we write Mnemonic **Special use** Number more than one layer of function call. Accumulator - used for arithmetic operations 0 Α X Index Register- used for addressing 1 Linkage register- the Jump to Subroutine (JSUB) instruction stores the 2 L return address in this register PC 8 **Program Counter** - contains the address of the next instruction to be fetched for execution SW 9 **Status Word** - contains a variety of information, including a Condition Code (CC)

SIC Machine Architecture

Data Formats

Integers: stored as 24-bit binary numbers;

2's complement representation is used for negative values

 $N \Leftrightarrow 2^n - N$

Eg : if n = 4, $-1 \Leftrightarrow$

 $2^4 - 1 = (1111)2.$

- Characters: stored as 8-bit ASCII codes
- No floating-point hardware
- Instruction Formats standard version of SIC

8	1	15	
opcode	X	address	

The flag bit x is used to indicate *indexed-addressing* mode


Addressing Modes

- There are two addressing modes available
- Indicated by the setting of x bit in the instruction


Mode	Indication	Target address calculation
Direct	x=0	TA=address
Indexed	x=1	TA=address+(X)

(): the contents of a register or a memory location

Find EA corresponding to following instructions. Assume (X)= 2500 1) 3A6452 2) 92B800 3) 777777



Find EA corresponding to following instructions. Assume (X)= 2500 1) 3A6452 2) 92B800 3) 777777



Instruction set

	SUB							
	MUL	Classi	LDA					
	DIV	1. Lo	ad and Store In	struct	ions——		LDCH	
							LDL	
	volve gister A		ithmetic Instruc		AND		LDX	
	d a word	3 . Lo	gical Instruction]	OR		STA	
in	memory	4. Co	ompare Instruction				STCH	
C		5. Ju	. Jump Instruction				STL	
in	1 volves		broutine handli		struction	JEQ JGT	STSW	
re	gister A					JLT	STX	
	d a word	/.//	O instruction	TD				
	memory ve result	V		WD			nether the ed device is	
	condition de (CC) of	JSUB		RD		ready to	o send or recei	ive
SV						a byte c	of data : ready	
		RSUB					: busy	

ADD

Load and Store Instructions

MNEMONIC	OPERAND	OPCODE	EXPLANATION
LDA	Μ	00	A = M
LDCH	М	50	A[RMB] = [RMB]
LDL	М	08	L = M
LDX	Μ	04	X = M
STA	Μ	0C	M = A
STCH	М	54	M[RMB] = A[RMB]
STL	Μ	14	M = L
STSW	М	E8	M = SW
STX	М	10	M = X

Notations used

- A Accumulator M Memory CC Condition Code
- PC Program Counter RMB Right Most Byte L Linkage Register

Arithmetic and Logical Instruction

MNEMONIC	OPERAND	OPCODE	EXPLANATION	
ADD	М	18	A = A + M	
SUB	М	1C	A = A - M	
MUL	М	20	A = A * M	
DIV	Μ	24	A = A / M	
Logical Instruction				
AND	М	40	A = A AND M	
OR	М	44	A = A OR M	
	Co	ompare	Instruction	
СОМР	М	28	compares A and M	Looping (TIX)
тіх	Μ	2C	X = X + 1 ; compare X with M	 – (X)=(X)+1 – compare with operand – set CC
Notations used A - Accumulator M - Memory CC - Condition Code PC - Program Counter RMB - Right Most Ryte L - Linkage Register				

Jump Instructions

MNEMONIC	OPERAND	OPCODE	EXPLANATION	
J	М	3C	PC = M	
JEQ	М	30	if CC set to =, PC = M	
JGT	М	34	if CC set to >, PC = M	
JLT	М	38	if CC set to <, PC = M	
		Subrout	ine handling Instructions	
JSUB	М	48	L = PC ; PC = M	
RSUB		4C	PC = L	
Notations used A - Accumulator M - Memory CC - Condition Code				

PC - **Program Counter RMB** - **Right Most Byte L** - **Linkage Register**

I/O instructions

MNEMONIC	OPERAND	OPCODE	EXPLANATION
TD	М	EO	test device specified by M
WD	М	DC	device specified by M[RMB] = S[RMB]
RD	М	D8	A[RMB] = data specified by M[RMB]

I/O operation is performed by transferring 1 byte at a time from or to rightmost 8 bits of accumulator.

Each device has 8 bit unique code (Device Address)

There are 3 I/O instructions:

Test Device (TD) tests whether device is ready or not. Condition code in Status Word

Register is used for this purpose. If **CC is <** then **device is ready** otherwise device is busy.

Read data(RD) reads a byte from device and stores in register A.

Write data(WD) writes a byte from register A to the device.

Notations used

- A Accumulator M Memory CC Condition Code
- **PC Program Counter** RMB Right Most Byte L Linkage Register

Assembler Directives

Pseudo-Instructions

Not translated into machine instructions Providing information to the assembler

START	Specify name and starting address for the program.
END	Indicate the end of the source program and (optionally) specify the first executable instruction in the program.
BYTE	Generate character or hexadecimal constant, occupying as many bytes as needed to represent the constant.
WORD	Generate one-word integer constant.
RESB	Reserve the indicated number of bytes for a data area.
RESW	Reserve the indicated number of words for a data area.

Syntax

Label STARTvalueLabel BYTEvalueLabel WORDvalueLabel RESBvalueLabel RESWvalue


Label: name of operand value: integer, character

Eg. EOFBYTEC'EOF'B1BYTEX'4156'FIVEWORD5DATA1RESW4DATA2RESB5

	ADDRESS	MEMORY	
	0000		
	0001		
	:	:	
EOF	2A56	E	1 BYTE FOR
	2A57	0	EACH CHARACT ER
	2A58	F	EK
	:	:	
FIVE	3000	05	
	3001	00	> 3
	3002	00	BYTES
	:	:	
DATA1	3100		3X4=
	:		S 12 BYTES
	310B		
DATA1	310C		
	:		5 BYTES
	3110		

Assume that to memory location named FIVE and CHARX contains data 5 and 'Z' respectively. Write sequence of statement to transfer content of location FIVE and CHARZ to location ALPHA and C1 respectively

	START	1000	
1000	LDA	FIVE	load 5 into A
1003	STA	ALPHA	store in ALPHA
1006	LDCH	CHARZ	load 'Z' into A
1009	STCH	C1	store in C1
100C	RSUB		



reserve one word space one word holding 5 one-byte constant one-byte variable

Arithmetic operations: BETA = ALPH +INCR-1

PG1	START		
0000	LDA	ALF	РН
0003	ADD	INC	CR
0006	SUB	ON	E
0009	STA	BE	ΓΑ
000C	RSUB		
000F ON	e word	1	one-word constant
0012 ALP	H RESW	1	one-word variables
0015 BET	A RESW	1	
0018 INC	R RESW	1	
001B	END		

To copy a 11 byte string from one location to another

LDX ZERO Initializes X to zero. MOVECH LDCH STR1,X X specifies indexing. STCH STR2,X TIX **ELEVEN** Increments X and compares with 11. MOVECH JLT **RSUB** BYTE C'TEST STRING' STR1 String constant. STR2 RESB 11 **ELEVEN WORD 11** WORD 0 ZERO

• SUBROUTINE TO READ 100-BYTE RCORD

	START	1000	
READ	LDX	ZERO	INITAILIZE INDEX REGISTER TO 0
RLOOP	TD	INDEV	TEST INPUT DEVICE
	JEQ	RLOOP	LOOP IF DEVICE IS BUSY
	RD	INDEV	READ ONE BYTE INTO REGISTER A
	STCH	RECORD,X	STORE DATA BYTE INTO RECORD
	TIX	K100	ADD 1 TO INDEX AND COMPARE TO 100
	JLT	RLOOP	LOOP IF INDEX IS LESS THAN 100
	RSUB		EXIT FROM SUBROUTINE
ZERO	WORD	0	
K100	WORD	100	INPUT DEVICE NUMBER
INDEV	BYTE	X'F1'	100-BYTE BUFFER FOR INPUT RECORD
RECORD	RESB	100	ONE-WORD CONSTANTS
	END		
K100 INDEV	STCH TIX JLT RSUB WORD WORD BYTE RESB	RECORD,X K100 RLOOP 0 100 X'F1'	STORE DATA BYTE INTO RECORD ADD 1 TO INDEX AND COMPARE TO 100 LOOP IF INDEX IS LESS THAN 100 EXIT FROM SUBROUTINE INPUT DEVICE NUMBER 100-BYTE BUFFER FOR INPUT RECO

	LDA	ZERO				
	STA	INDEX		GAM	MA(I)=ALPHA[I]+BETA[I]
LOOP1	LDA	INDEX	•			
	LDA	ALPHA,X				
	ADD	BETA,X	 		1	
	STA	GAMMA,X	ALPH	A	RESW	100
	LDA	INDEX	BETA	A	RESW	100
	ADD	THREE	GAM	1MA	RESW	100
	STA	INDEX			END	
	СОМР	D300				
	JLT	LOOP1				
	:					
INDEX	RESW	1				
ZERO	WORD	0				
D300	WORD	300				
THREE	WORD	3				

SIC/XE

Memory

• Almost the same as that previously described for SIC

However, 1 MB (2²⁰ bytes) maximum memory available

Registers

•More registers are provided by SIC/XE

Registers common to SIC and SIC/XE

Byte organized

WORD

Mnemonic	Number	Special use	
В	3	Base register	
S 4		General working register	
Т	5	General working register	
F	6	Floating-point accumulator (48 bits)	


SIC/ AL				
А	0			
X	1			
L	2			
РС	8			
SW	9			

Data Formats

- The same data format as the standard version
- However, provide an addition 48-bit floating-point data type
- fraction: between 0 and 1
- exponent: Value between 0 to2047
- sign: 0=positive, 1=negative

1	11	36		
S	exponent	fraction		

Value = $(-1)^{S} 0.f * 2^{(exp-1024)}$



Addressing Modes

Base relative addressing - format 3 only

□ n = 1, i = 1, b=1, p=0

Program-counter relative addressing - format 3 only

□ n = 1, i = 1, b=0, p=1

Direct addressing – format 3 and 4 p = 1 i = 1 b = 0 p = 0

 \square n = 1, i = 1, **b=0**, **p=0**

Indexed addressing - format 3 and 4 \square n = 1, i = 1, x = 1 or n = 0, i = 0, x = 1

Immediate addressing – format 3 and 4 n = 0, i = 1, x = 0 // cannot combine with *indexed*

Indirect addressing - format 3 and 4

 $\mathbf{n} = \mathbf{1}, \mathbf{i} = \mathbf{0}, \mathbf{x} = 0$ // cannot combine with *indexed*

Simple addressing - format 3 and 4 \square n = 0, i = 0 or n = 1, i = 1

□ Base Relative Addressing n i x b p eopcode 1 1 1 1 0 disp n=1, i=1, b=1, p=0, TA=(B)+disp (0≤disp ≤4095)

□ Program-Counter Relative Addressing

n=1, i=1, *b***=0**, *p***=1**, TA=(**PC**)+disp (-2048≤disp ≤2047)

□ Direct Addressing

The target address is taken directly from the *disp* or *address* field

Format 3 (e=0): n=1, i=1, **b=0**, **p=0**, TA=disp (0≤disp ≤4095) Format 4 (e=1): n=1, i=1, **b=0**, **p=0**, TA=address


Indexed Addressing

The term (X) is added into the target address calculation

Ex. Direct Indexed Addressing Format 3, TA=(X)+disp Format 4, TA=(X)+address


Immediate Addressing – no memory access n i x b p e opcode 0 1 0 disp/address n=0, i=1, x=0, operand=disp //format 3 n=0, i=1, x=0, operand=address //format 4

□ Indirect Addressing $n \ i \ x \ b \ p \ e$ opcode $1 \ 0 \ 0$ disp/address n=1, i=0, x=0, TA=(disp), operand = (TA) = ((disp))n=1, i=0, x=0, TA=(address), operand = (TA) = ((address))



- Equal with a special hardware feature to provide the upward compatibility
 - If bits n = i = 0,
 - Neither immediate nor indirect
 - □ A special case of Simple Addressing
 - Bits b, p, e are considered to be part of the address field of the instruction
 - Make Instruction Format 3 identical to the format used in SIC
 - □ Thus, provide the desired compatibility

Find EA corresponding to following instructions. Assume (X)= 2500 1) 17202D 2) 92B800 3) 777777



OPCODE=00010100=14 Format = 3 n i = 1 1 (DIRECT ADDRESS) P=1 EA= (PC)+ Displacement =003+02D=0030 http://cis.csuohio.edu/~jackie/cis335/sicxe_address.txt